Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for accessing a memory core multiple times in a single clock cycle

Method and apparatus for accessing a memory core multiple times in a single clock cycle

US Patent 7035985 · Granted Apr 25, 2006

Estimated economic value: $12,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

12C bus controller slave address register and command FIFO buffer2019
I2C controller register, control, command and R/W buffer queue logic2016
Clock drift compensation applying paired clock compensation values to buffer2016
Clock drift compensation interpolator adjusting buffer read and write clocks2015
Low-latency interface-based networking2014
Control function for memory based buffers2012
Micro-sequence based security model2012
Processing function connected to processor memory hierarchy2012
Self-clocking memory device2007
Method of operating a memory at high speed using a cycle ready status output sig2007
Pipelining access to serialization tokens on a bus2006
Microprocessors2003