Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › I2C controller register, control, command and R/W buffer queue logic

I2C controller register, control, command and R/W buffer queue logic

US Patent 9336167 · Granted May 10, 2016

Estimated economic value: $12,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

12C bus controller slave address register and command FIFO buffer2019
12C bus controller slave address register and command FIFO buffer2019
Clock drift compensation applying paired clock compensation values to buffer2016
Clock drift compensation interpolator adjusting buffer read and write clocks2015
Low-latency interface-based networking2014
Determining USB/ISO interface and power supply voltage in mobile device2013
Control function for memory based buffers2012
Micro-sequence based security model2012
Processing function connected to processor memory hierarchy2012
Self-clocking memory device2007
Method of operating a memory at high speed using a cycle ready status output sig2007
Pipelining access to serialization tokens on a bus2006