Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Diode array architecture for addressing nanoscale resistive memory arrays

Diode array architecture for addressing nanoscale resistive memory arrays

US Patent 7035141 · Granted Apr 25, 2006

Estimated economic value: $16,817,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory cell sensing circuit with adjusted bias from pre-boost operation2025
Nanotextured metal powders for 3D printing of metals2024
PUF latch for OTP memory arrays and method of operation2020
MTP-Thyristor memory cell circuits and methods of operation2019
Protection circuit for integrated circuit die-let after scribe cut2019
Method of forming controllably conductive oxide2018
Low power voltage level shifter circuit2018
MTP-thyristor memory cell circuits and methods of operation2017
Reduced power read sensing for one-time programmable memories2017
Partial local self boosting for NAND2016
Electrical connector between die pad and z-interconnect for stacked die assembli2016
MTP-thyristor memory cell circuits and methods of operation2016