Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High reliability triple redundant memory element with integrated testability and voting structures on each latch

High reliability triple redundant memory element with integrated testability and voting structures on each latch

US Patent 7027333 · Granted Apr 11, 2006

Estimated economic value: $7,307,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for supplying power to VLSI silicon chips2025
Method and apparatus for supplying power to VLSI silicon chips2021
Reducing error rates with alpha particle protection2021
Semiconductor device with backside inductor using through silicon vias2021
On-die capacitor for a VLSI chip with backside metal plates2020
Triple redundant latch design with low delay time2007
High reliability triple redundant latch with voting logic on each storage node2007
High reliability triple redundant latch with integrated testability2006
High reliability triple redundant latch with integrated testability2006
High reliability triple redundant latch with integrated testability2006
Soft-error rate improvement in a latch2006
High reliability memory element with improved delay time2006