Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for verifying error detection/correction logic

System and method for verifying error detection/correction logic

US Patent 7020811 · Granted Mar 28, 2006

Estimated economic value: $4,659,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for encoding and decoding a runout correction bit pattern o2007
Accelerated Galois data integrity crosscheck system and method2006
Storage array having multiple erasure correction and sub-stripe writing2004