Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Storage array having multiple erasure correction and sub-stripe writing

Storage array having multiple erasure correction and sub-stripe writing

US Patent 6748488 · Granted Jun 8, 2004

Estimated economic value: $13,205,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cost efficient performance statistics gathering using logarithmic indexing2007
Method and apparatus for encoding and decoding a runout correction bit pattern o2007
Accelerated Galois data integrity crosscheck system and method2006
System and method for verifying error detection/correction logic2006
Method and apparatus for fast initialization of redundant arrays of storage devi2006
System and method for isolating faults in a network2006
Data storage array employing block verification information to invoke initializa2005
Method and system for striping spares in a data storage system including an arra2005
Method and system for leveraging spares in a data storage system including a plu2005
Methods for addressing extended number of peripheral devices over peripheral bus2004
Load balancing configuration for storage arrays employing mirroring and striping2002
Fiber channel automatic arbitration and communication control2000