Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, apparatus, and computer program product for generation of a via array within a fill area of a design layout

Method, apparatus, and computer program product for generation of a via array within a fill area of a design layout

US Patent 7007258 · Granted Feb 28, 2006

Estimated economic value: $7,589,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuring machine learning model thresholds in models using imbalanced data se2022
Fault tolerant distributed key-value storage2017
Arraying power grid vias by tile cells2016
Dynamically generating jog patches for jog violations2015
Method for representing images using quantized embeddings of scale-invariant ima2014
Power grid mosaicing with deep-sub-tile cells2014
Method and system of processing cookies across domains2014
Self-propelling decoupling capacitor design for flexible area decoupling capacit2013
Self-propelling decoupling capacitor design for flexible area decoupling capacit2012
Method and computer program product for interlayer connection of arbitrarily com2009
Automated correction of asymmetric enclosure rule violations in a design layout2008
Method and apparatus for efficiently locating and automatically correcting certa2006