Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating a physical netlist for a hierarchical integrated circuit design

Method of generating a physical netlist for a hierarchical integrated circuit design

US Patent 7003753 · Granted Feb 21, 2006

Estimated economic value: $3,083,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for identifying memory bit cells and connections2009
Method for tracing paths within a circuit2007
Apparatus and method for visualizing and analyzing resistance networks2005
Clock skew insensitive scan chain reordering2003
Method for cell swapping to improve pre-layout to post-layout timing2001
Method and apparatus for analyzing digital circuits1999
Apparatus and method for testing of integrated circuits1998
5-volt tolerant bi-directional i/o pad for 3-volt-optimized integrated circuits1996