Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 5-volt tolerant bi-directional i/o pad for 3-volt-optimized integrated circuits

5-volt tolerant bi-directional i/o pad for 3-volt-optimized integrated circuits

US Patent 5528447 · Granted Jun 18, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

D-type wholly dissimilar high-speed static set-reset flip flop2024
On-chip electrostatic discharge protection for a semiconductor device2015
Uniform-footprint programmable-skew multi-stage CMOS cell2014
Uniform-footprint programmable-skew multi-stage delay cell2014
Uniform-footprint programmable-skew multi-stage delay cell2013
Circuitry to provide a low power input buffer2010
Method for identifying memory bit cells and connections2009
Method for tracing paths within a circuit2007
Method and apparatus for integrated circuit design with library cells2006
Method of generating a physical netlist for a hierarchical integrated circuit de2006
Apparatus and method for visualizing and analyzing resistance networks2005
Circuitry to provide a low power input buffer2005