Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for controlling power states in a memory device utilizing state information

Method and apparatus for controlling power states in a memory device utilizing state information

US Patent 7000133 · Granted Feb 14, 2006

Estimated economic value: $11,997,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flush mount-corner mount gang box2010
Device and method for maximizing performance on a memory interface with a variab2009
Buffered writes and memory page control2008
Method and apparatus to improve multi-CPU system performance for accesses to mem2008
Memory buffer device integrating refresh logic2008
Precharge suggestion2007
Memory transaction ordering2006
Adaptive page management2006
Dual-port buffer-to-memory interface2006
Memory bus termination with memory unit having termination control2005
Memory bus termination with memory unit having termination control2005
Apparatus and method to track flag transitions for DRAM data transfer2005