Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for providing packets in a peripheral interface circuit of an I/O node of a computer system

Apparatus for providing packets in a peripheral interface circuit of an I/O node of a computer system

US Patent 6996657 · Granted Feb 7, 2006

Estimated economic value: $12,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller with enhanced low-power state2025
Apparatus and methods for synchronizing a plurality of double data rate memory r2022
Temperature throttling mechanism for DDR3 memory2015
Memory diagnostics system and method with hardware-based read/write patterns2013
Optimal solution to control data channels2011
Method for training dynamic random access memory (DRAM) controller timing delays2011
Detection of speculative precharge2010
Circuit and method for correcting erroneous data in memory for pipelined reads2005
Method and apparatus for reducing latency in a peripheral interface circuit of a2005
Method and apparatus for reducing latency in a peripheral interface circuit of a2005
Apparatus for reordering graphics responses in a peripheral interface circuit fo2005
Apparatus for reordering graphics responses in a peripheral interface circuit fo2005