Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock signal duty cycle adjust circuit

Clock signal duty cycle adjust circuit

US Patent 6992515 · Granted Jan 31, 2006

Estimated economic value: $4,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coordinating width changes for an active network link2019
Exascale fabric time synchronization2019
Reliable transport of ethernet packet data with wire-speed and packet data rate 2019
Hierarchical/lossless packet preemption to reduce latency jitter in flow-control2019
Multichip package link2018
Lane error detection and lane removal mechanism to reduce the probability of dat2018
Efficient link layer retry protocol utilizing implicit acknowledgements2017
Reliable transport of ethernet packet data with wire-speed and packet data rate 2017
Efficient link layer retry protocol utilizing implicit acknowledgements2016
Lane error detection and lane removal mechanism to reduce the probability of dat2016
Link transfer, bit error detection and link retry using flit bundles asynchronou2016
Transistor level verilog2009