Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of implementing scalable routing matrices for programmable logic devices

Methods of implementing scalable routing matrices for programmable logic devices

US Patent 6989690 · Granted Jan 24, 2006

Estimated economic value: $67,530,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for enabling efficient digital marketing on portable wireless 2021
Function symmetry-based optimization for physical synthesis of programmable inte2014
Implementation flow for electronic circuit designs using choice networks2012
Network mapping using edges as a parameter2012
Circuit for and method of minimizing power consumption in an integrated circuit 2012
Circuit for and method of minimizing power consumption in an integrated circuit 2012
Modifying a logic implementation by swapping inputs of fanout-free cones2011
Function symmetry-based optimization for physical synthesis of programmable inte2010
Method and apparatus for counter-based clock signal adaptation2010
Symmetry-based optimization for the physical synthesis of programmable logic dev2010
Programmable logic device having a programmable selector circuit2009
Programmable logic device having a programmable selector circuit2009