Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device having an electron trapping layer in a high-K dielectric gate stack

Memory device having an electron trapping layer in a high-K dielectric gate stack

US Patent 6989565 · Granted Jan 24, 2006

Estimated economic value: $4,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Exterior building component and method for manufacturing the same2021
Epoxy methacrylate based adhesive for fuel cell flow field plates2015
In situ vapor phase surface activation of SiO22014
Method to increase tensile stress of silicon nitride films using a post PECVD de2014
Method of forming flash memory with ultraviolet treatment2013
Silicon dioxide layer deposited with BDEAS2013
Method of forming a non-volatile memory having a silicon nitride charge trap lay2012
Method to increase tensile stress of silicon nitride films using a post PECVD de2012
Method for creating barriers for copper diffusion2010
Method for creating barriers for copper diffusion2010
Method of forming non-volatile memory having charge trap layer with compositiona2010
Method to increase the compressive stress of PECVD dielectric films2010