Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology for the design of high-performance communication architectures for system-on-chips using communication architecture tuners

Methodology for the design of high-performance communication architectures for system-on-chips using communication architecture tuners

US Patent 6978425 · Granted Dec 20, 2005

Estimated economic value: $24,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ternary in-memory accelerator2024
Apparatuses, methods, and systems for access synchronization in a shared memory2023
Ternary in-memory accelerator2022
Approximate cache memory2021
Apparatuses, methods, and systems for access synchronization in a shared memory2021
Vibration-based secure side channel for medical devices2020
Continuous authentication system and method based on BioAura2020
Approximate cache memory2019
Tomographic reconstruction system2018
Securing medical devices through wireless monitoring and anomaly detection2018
System and method for in-memory computing2018
System and method for delivering video data from a server in a wireless network 2017