Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address decoding circuit and method for addressing a regular memory area and a redundant memory area in a memory circuit

Address decoding circuit and method for addressing a regular memory area and a redundant memory area in a memory circuit

US Patent 6977862 · Granted Dec 20, 2005

Estimated economic value: $101,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for providing internal clock signals of different clock 2021
Apparatuses and methods for providing internal clock signals of different clock 2019
Apparatuses and methods for providing internal clock signals of different clock 2017
Method of producing an integrated circuit having a capacitor with a supporting l2010
Memory with clock-controlled memory access and method of operating the same2010
Integrated circuit for sampling a sequence of data packets at a data output2009
Bus structure, memory chip and integrated circuit2009
Memory component having a novel arrangement of the bit lines2008
Semiconductor memory device2007
Integrated circuit having an input circuit2006
Device interconnection2005
Circuit configuration with internal supply voltage2003