Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit for sampling a sequence of data packets at a data output

Integrated circuit for sampling a sequence of data packets at a data output

US Patent 7573760 · Granted Aug 11, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital LDO passgate rotation2024
Level shifters with variably adjusted control voltage and for reading memory cel2021
Apparatuses and methods for providing internal clock signals of different clock 2021
Apparatuses and methods for providing internal clock signals of different clock 2019
Apparatuses and methods for providing internal clock signals of different clock 2017
Electronic device and method for FRAM power supply management2014
Identifying and correcting a bit error in a FRAM storage unit of a semiconductor2013
Method of operating a memory apparatus, memory device and memory apparatus2011
Refreshing the content of a memory cell of a memory arrangement2010
Integrated circuit memory device responsive to word line/bit line short-circuit2010
Memory with clock-controlled memory access and method of operating the same2010
Bus structure, memory chip and integrated circuit2009