Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system

Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system

US Patent 6976131 · Granted Dec 13, 2005

Estimated economic value: $11,810,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register interface for computer processor2025
Configuration of base clock frequency of processor based on usage parameters2025
Hierarchical power management apparatus and method2024
System for transporting a vulnerable population to a desired destination by one 2024
Configuration of base clock frequency of processor based on usage parameters2024
Method and system for scheduling a ride service for one or more third parties2024
Method and system for scheduling a driver service provider for one or more third2024
Configuration of base clock frequency of processor based on usage parameters2023
Apparatus and method for processing telemetry data in a virtualized graphics pro2023
Dynamically modifying live video streams for participant devices in digital vide2023
Dynamically modifying live video streams for participant devices in digital vide2023
Power control arbitration2023