Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture to relax memory performance requirements

Architecture to relax memory performance requirements

US Patent 6970993 · Granted Nov 29, 2005

Estimated economic value: $515,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bit-flipping memory controller to prevent SRAM data remanence2016
Pulse matching delay-locked loop2014
Pulse matching delay-locked loop2014
Intrusion detection using a conductive material2011
Intrusion detection using a conductive material2010
Camera accessory mount using shoulder strap loop2010
Overwriting memory cells using low instantaneous current2009
Circuit for detection of hardware faults due to temporary power supply fluctuati2005
Digital-to-analog converters with reduced parasitics and associated methods2004
Architecture to relax memory performance requirements2003
Architecture to relax memory performance requirements2003
Architecture to relax memory performance requirements2003