Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital-to-analog converters with reduced parasitics and associated methods

Digital-to-analog converters with reduced parasitics and associated methods

US Patent 6768440 · Granted Jul 27, 2004

Estimated economic value: $1,253,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Architecture to relax memory performance requirements2005
Architecture to relax memory performance requirements2003
High voltage PMOS level shifter2001
Low voltage charge pump circuit1999
Mixed signal integrated circuit architecture and test methodology1996
Monolithic fast fourier transform circuit1985