Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for programming the bit error rate of frame synchronization words in a multidimensional digital frame structure

System and method for programming the bit error rate of frame synchronization words in a multidimensional digital frame structure

US Patent 6965618 · Granted Nov 15, 2005

Estimated economic value: $7,563,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for the detection of helmet-to-helmet contact2015
System and method for the detection of helmet-to-helmet contact2015
Dynamic memory module switching with read prefetch caching2014
System-on-chip with thermal management core2014
System and method for adaptively configuring an L2 cache memory mesh2014
System-on-chip with management module for controlling processor core internal vo2014
System-on-chip with dynamic memory module switching2013
System-on-chip with memory speed control core2013
Multi-threshold channel equalization2011
System and method for selectively broadcasting a multidimensional digital frame 2010
System and method for selectively broadcasting a multidimensional digital frame 2010
Non-causal channel equalization system2010