Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating vertical one-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region

Method of fabricating vertical one-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region

US Patent 6964895 · Granted Nov 15, 2005

Estimated economic value: $1,511,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Server apparatus and fixing mechanism thereof2021
Electronic device capable of installing different modules and case module thereo2021
Systematic method for variable layout shrink2012
Electrical fuse circuit for security applications2011
Electrical fuse circuit for security applications2010
Error detection/correction method2009
Circuit and method for an SRAM with two phase word line pulse2009
Transparent error correcting memory2008
Fabrication process for increased capacitance in an embedded DRAM memory2008
High speed memory system2007
Non-volatile memory cell fabricated with slight modification to a conventional l2006
Error correcting memory and method of operating same2006