Assignee
Inventors
- Tetsuya Shimomura (18 patents)
- Shigeru Matsuo (106 patents)
- Koyo Katsura (91 patents)
- Tatsuki Inuzuka (37 patents)
- Yasuhiro Nakatsuka (55 patents)
{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Data processor having unified memory architecture using register to optimize memory access", "item": "https://www.patentleaderboard.com/patent/6954206"}]}
Skip to contentUS Patent 6954206 · Granted Oct 11, 2005