Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method for maximizing performance on a memory interface with a variable number of channels

Device and method for maximizing performance on a memory interface with a variable number of channels

US Patent 6952745 · Granted Oct 4, 2005

Estimated economic value: $23,554,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked memory with interface providing offset interconnects2024
Consent management system with check-in and synchronization process2024
Consent management system with client operations2024
Technologies for aligning network flows to processing resources2023
Consent management system with device registration process2023
Consent management system with consent request process2022
Consent management system with consent request process2021
Memory with reduced exposure to manufacturing related data corruption errors2021
On-die ECC with error counter and internal address generation2021
Memory device error check and scrub mode and error transparency2020
Technologies for aligning network flows to processing resources2020
Targeted aliasing single error correction (SEC) code2020