Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to verify the performance of BIST circuitry for testing embedded memory

Method to verify the performance of BIST circuitry for testing embedded memory

US Patent 6941499 · Granted Sep 6, 2005

Estimated economic value: $3,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit design systems for replacing flip-flops with pulsed latches2014
Integrated circuit design systems for replacing flip-flops with pulsed latches2011
System and method of replacing flip-flops with pulsed latches in circuit designs2010
Method and system for clock tree synthesis of an integrated circuit2008
Method to design and verify an integrated circuit device with multiple power dom2006
Method for cell modeling and timing verification of chip designs with voltage dr2002
System and measuring access time of embedded memories2002