Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for cell modeling and timing verification of chip designs with voltage drop

Method for cell modeling and timing verification of chip designs with voltage drop

US Patent 6453443 · Granted Sep 17, 2002

Estimated economic value: $8,678,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Large-scale denudation depth thematic mapping method2025
Method and system for latch-up prevention2025
Variable tracks and non-default rule routing2025
Integrated circuit and method of forming same and a system2025
Luminance compensation method of light-emitting device2025
Antenna device2025
Semiconductor device for regulating integrated circuit timing and power consumpt2025
Semiconductor process technology assessment2025
Multi-row standard cell design method in hybrid row height system2025
Method and apparatus for determining target location of single-slot collimating 2025
Electronic device2025
Electronic device with micro-photoelectric units2025