Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for global die thinning and polishing of flip-chip packaged integrated circuits

Method and apparatus for global die thinning and polishing of flip-chip packaged integrated circuits

US Patent 6939209 · Granted Sep 6, 2005

Estimated economic value: $10,348,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processes, systems, and apparatus for cyclotron production of technetium-99m2023
Optical coupling apparatus for a dual column charged particle beam tool for imag2012
Apparatus and method for optical interference fringe based integrated circuit pr2011
Apparatus and method for optical interference fringe based integrated circuit pr2010
Optical coupling apparatus for a dual column charged particle beam tool for imag2009
Apparatus and method of forming silicide in a localized manner2008
Integration of photon emission microscope and focused ion beam2007
Imaging integrated circuits with focused ion beam2006
Method for determining thickness of a semiconductor substrate at the floor of a 2005
Measuring back-side voltage of an integrated circuit2005
Method for global die thinning and polishing of flip-chip packaged integrated ci2004
Method for global die thinning and polishing of flip-chip packaged integrated ci2004