Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware-assisted method for scheduling threads using data cache locality

Hardware-assisted method for scheduling threads using data cache locality

US Patent 6938252 · Granted Aug 30, 2005

Estimated economic value: $6,623,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for cross-domain service invocation using a single data handle2005
Method and system for dynamically changing page types in unified scalable shared2002
Method for providing virtual atomicity in multi processor environment having acc2001
Hierarchical bus simple COMA architecture for shared memory multiprocessors havi2000
Cache coherence for lazy entry consistency in lockup-free caches2000
Home node migration for distributed shared memory systems1999
Efficient method for providing fault tolerance against double device failures in1999
Cache coherence protocol for reducing the effects of false sharing in non-bus-ba1998
Invalidation bus optimization for multiprocessors using directory-based cache co1998
Parallel network communications protocol using token passing1998
Using virtual disks for disk system checkpointing1997
Optimum write-back strategy for directory-based cache coherence protocols1994