Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable counters for setting bus arbitration delays involves counting clock cycles equal to a count number loaded from a memory

Programmable counters for setting bus arbitration delays involves counting clock cycles equal to a count number loaded from a memory

US Patent 6934871 · Granted Aug 23, 2005

Estimated economic value: $3,565,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vehicle detection and identification through audio propagation2024
Communication system with stealth mode for mobile device2023
Automatically adding bytecode to a software application to determine network com2018
Address collision avoidance in a memory device2018
Sideband logic for monitoring PCIe headers2016
Method and system for database browsing2015
Methods and structure for accounting for connection resets between peripheral co2015
Methods and apparatus for packing received frames in buffers in a serial attache2014
Automatically modifying a native code module accessed from virtual machine bytec2014
Method for optimizing wide port power management in a SAS topology2014
Systems and methods for tag information validation in wide port SAS connections2013
Automatically adding bytecode to a software application to determine database ac2013