Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for patterning a layer of silicon, and method for fabricating an integrated semiconductor circuit

US Patent 6933240 · Granted Aug 23, 2005

Estimated economic value: $62,000

Assignee

Inventors

View full patent text on Google Patents →