Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to fabricate multi-level silicon-based microstructures via use of an etching delay layer

Method to fabricate multi-level silicon-based microstructures via use of an etching delay layer

US Patent 6930051 · Granted Aug 16, 2005

Estimated economic value: $21,022,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of transfection using sonoporation2023
Plasma-based method for delayering of circuits2023
Miniaturized pulsed discharge ionization detector, non-radioactive ionization so2020
Systems and methods for interferometric end point detection for a focused ion be2019
Lateral vias for connections to buried microconductors and methods thereof2019
Method for simultaneous modification of multiple semiconductor device features2019
Miniaturized pulsed discharge ionization detector, non-radioactive ionization so2019
Microsampler and method of making the same2018
Sealed micro gas chromatography columns and methods thereof2018
High-temperature, adhesive-based microvalves and uses thereof2018
Lateral vias for connections to buried microconductors2018
Varactor with integrated micro-discharge source2016