Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for determining a plurality of clock delay values using an optimization algorithm

System and method for determining a plurality of clock delay values using an optimization algorithm

US Patent 6925555 · Granted Aug 2, 2005

Estimated economic value: $14,069,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory devices and methods for forming the same2025
Systems and methods for machine learning based risky circuit pattern identificat2025
Adaptive leakage impact region detection and modeling for counterfeit chips dete2025
Methods and systems for predicting silicon density for a metal layer of semi-con2025
Dynamic current modeling in dynamic voltage drop analysis2025
Systems and methods for machine learning based fast static thermal solver2025
Machine learning for automatic identification of points of interest for side cha2024
Systems and methods for a comprehensive and efficient simulation-based methodolo2024
Systems and methods for a fast near-field electromagnetic simulation methodology2024
Predicting on chip transient thermal response in a multi-chip system using an RN2024
Adaptive leakage impact region detection and modeling for counterfeit chips dete2024
Systems and methods for machine learning based fast static thermal solver2023