Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for clock generator lock-time reduction during speedstep transition

Method for clock generator lock-time reduction during speedstep transition

US Patent 6914490 · Granted Jul 5, 2005

Estimated economic value: $31,328,000 ⓘ

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive frequency scaling based on clock cycle time measurement2025
Integrated circuit margin measurement2025
Integrated circuit profiling and anomaly detection2025
Digital droop detector2025
Integrated circuit pad failure detection2025
Integrated circuit margin measurement for structural testing2025
Efficient integrated circuit simulation and testing2025
Loopback testing of integrated circuits2024
Integrated circuit workload, temperature, and/or sub-threshold leakage sensor2024
Die-to-die connectivity monitoring2024
Device, system and method to detect clock skew2024
Die-to-die and chip-to-chip connectivity monitoring2024