Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor having insulating spacers on gate sidewalls to reduce overlap between the gate and doped extension regions of the source and drain

Transistor having insulating spacers on gate sidewalls to reduce overlap between the gate and doped extension regions of the source and drain

US Patent 6911695 · Granted Jun 28, 2005

Estimated economic value: $36,074,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pillar select transistor for 3-dimensional cross point memory2025
Multi-level memory programming and readout2024
Apparatus and methods including source gates2024
Bipolar decoder for crosspoint memory2024
Apparatuses and methods for concurrently accessing multiple partitions of a non-2023
Self-aligned cross-point phase change memory-switch array2023
Reducing power consumption in nonvolatile memory due to standby leakage current2022
Apparatuses and methods for concurrently accessing multiple partitions of a non-2022
Current delivery and spike mitigation in a memory cell array2022
Device, system and method to float a decoder for deselected address lines in a t2022
Apparatus and methods including source gates2021
Bipolar decoder for crosspoint memory cells2021