Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for improving timing margin in an integrated circuit as determined from recorded pass/fail indications for relative phase settings

Method and apparatus for improving timing margin in an integrated circuit as determined from recorded pass/fail indications for relative phase settings

US Patent 6910146 · Granted Jun 21, 2005

Estimated economic value: $21,477,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signal routing between a memory control unit and a memory device2005
Capacitor for dram connector2005
Removing ground plane resonance2005
Cutting a ground plane to remove circuit board resonance2003
Method for improving a timing margin in an integrated circuit by setting a relat2003
Capacitor for DRAM connector2002
Computer system with dram bus2002
Apparatus for improving signal transmission along parallel lines1994