Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for improving a timing margin in an integrated circuit by setting a relative phase of receive/transmit and distributed clock signals

Method for improving a timing margin in an integrated circuit by setting a relative phase of receive/transmit and distributed clock signals

US Patent 6647507 · Granted Nov 11, 2003

Estimated economic value: $43,556,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signal routing between a memory control unit and a memory device2005
Capacitor for dram connector2005
Method and apparatus for improving timing margin in an integrated circuit as det2005
Removing ground plane resonance2005
Cutting a ground plane to remove circuit board resonance2003
Capacitor for DRAM connector2002
Computer system with dram bus2002
Apparatus for improving signal transmission along parallel lines1994