Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mixed LVR and HVR reticle set design for the processing of gate arrays, embedded arrays and rapid chip products

Mixed LVR and HVR reticle set design for the processing of gate arrays, embedded arrays and rapid chip products

US Patent 6900075 · Granted May 31, 2005

Estimated economic value: $3,431,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for determining candidate patterns from set of patterns of a patterning p2022
Visualization performance metrics of computational analyses of design layouts2021
Utility bucket backpack apparatus2015
Analysis optimizer2014
Pattern matching optical proximity correction2014
Analysis optimizer2013
Fast pattern matching2012
Pre-bias optical proximity correction2012
Analysis optimizer2011
Pseudo low volume reticle (PLVR) design for ASIC manufacturing2010
Pre-bias optical proximity correction2010
Method and apparatus for verifying the post-optical proximity corrected mask waf2008