Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable refresh scheduler for embedded DRAMs

Programmable refresh scheduler for embedded DRAMs

US Patent 6898663 · Granted May 24, 2005

Estimated economic value: $10,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Towable asset with automated monitoring2025
System and method for securing an asset2024
Real-time asset location tracking and monitoring at a low data rate2020
Apparatus and method for monitoring vehicle ON/OFF state2019
Memory architecture with local and global control circuitry2017
NOR-OR Decoder2015
Memory architecture with local and global control circuitry2015
NOR-OR decoder2014
System and method for reducing voltage drops in integrated circuits2014
Synchronous global controller for enhanced pipelining2014
Synchronous global controller for enhanced pipelining2013
Single-ended sense amplifier with sample-and-hold reference2012