Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process to minimize polysilicon gate depletion and dopant penetration and to increase conductivity

Process to minimize polysilicon gate depletion and dopant penetration and to increase conductivity

US Patent 6897102 · Granted May 24, 2005

Estimated economic value: $2,787,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for creating barriers for copper diffusion2010
Method of treating metal and metal salts to enable thin layer deposition in semi2010
Method of vaporizing and ionizing metals for use in semiconductor processing2008
Method and apparatus for forming a memory structure having an electron affinity 2006
Method for creating barriers for copper diffusion2006
Vaporization and ionization of metals for use in semiconductor processing2006
Method for growing thin films2006
Low dielectric constant fluorine and carbon-containing silicon oxide dielectric 2006
Memory device having an electron trapping layer in a high-K dielectric gate stac2006
Calcium doped polysilicon gate electrodes2005
High-K dielectric gate material uniquely formed2005
Process for forming a low dielectric constant fluorine and carbon-containing sil2005