Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for detecting phase-locked loop (PLL) clock synthesis faults

Method and system for detecting phase-locked loop (PLL) clock synthesis faults

US Patent 6895525 · Granted May 17, 2005

Estimated economic value: $7,073,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for targeted efficient logging of memory failures2021
Intelligent dual inline memory module thermal controls for maximum uptime2020
System and method to control memory failure handling on double-data rate dual in2020
Dual inline memory provisioning and reliability, availability, and serviceabilit2020
System and method to control memory failure handling on double-data rate dual in2020
Clock signal synchronization among computers in a network2016
Multiple host support for remote expansion apparatus2015
Optimizing delivery of regulated power from a voltage regulator to an electrical2014
Multiple host support for remote expansion apparatus2013
Dual-band communication of management traffic in a blade server system2012
Clock signal synchronization among computers in a network2012
Cable for high speed data communications2011