Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Defect-minimizing, topology-independent planarization of process surfaces in semiconductor devices

Defect-minimizing, topology-independent planarization of process surfaces in semiconductor devices

US Patent 6893968 · Granted May 17, 2005

Estimated economic value: $57,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unfolding bridge, inverter having reactive-power capability, and polarity revers2020
Polishing pad having polishing surface with continuous protrusions2019
Polishing pad having polishing surface with continuous protrusions having tapere2018
Polishing pad with foundation layer and polishing surface layer2018
Polishing pad having polishing surface with continuous protrusions2017
Polishing pad with polishing surface layer having an aperture or opening above a2017
Homogeneous polishing pad for eddy current end-point detection2017
Polishing pad with concentric or approximately concentric polygon groove pattern2015
Polishing pad with foundation layer and polishing surface layer2015
Polishing pad for eddy current end-point detection2015
Homogeneous polishing pad for eddy current end-point detection2014
Polishing pad for eddy current end-point detection2014