Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Patching technique for correction of minimum area and jog design rule violations

Patching technique for correction of minimum area and jog design rule violations

US Patent 6892368 · Granted May 10, 2005

Estimated economic value: $6,949,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for configuring workflow event processing and identifier federation2025
Techniques for in-memory stitching2025
Techniques for in-memory stitching2024
Configuring machine learning model thresholds in models using imbalanced data se2022
Techniques for in-memory stitching2022
Fault tolerant distributed key-value storage2017
Durable fuel cell with platinum cobalt alloy cathode catalyst and selectively co2017
Arraying power grid vias by tile cells2016
Dynamically generating jog patches for jog violations2015
Method for representing images using quantized embeddings of scale-invariant ima2014
Power grid mosaicing with deep-sub-tile cells2014
Method and system of processing cookies across domains2014