Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit that processes communication packets with scheduler circuitry that executes scheduling algorithms based on cached scheduling parameters

Integrated circuit that processes communication packets with scheduler circuitry that executes scheduling algorithms based on cached scheduling parameters

US Patent 6888830 · Granted May 3, 2005

Estimated economic value: $2,276,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packet output processing2017
Packet shaping in a network processor2017
Packet scheduling in a network processor2016
Systems and methods of high availability cluster environment failover protection2012
Systems and methods for maintaining lock step operation2012
Integrated circuit that processes communication packets with a buffer management2011
Integrated circuit that processes communication packets with a buffer management2011
Buffer memory management2008
Error correction in a cache memory2007
Method for automatic resource reservation and communication that facilitates usi2006
Method for automatic resource reservation and communication that facilitates usi2006
Integrated circuit that processes communication packets with a buffer management2006