Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device having simultaneous read/write and refresh operations with coincident phases

Memory device having simultaneous read/write and refresh operations with coincident phases

US Patent 6888761 · Granted May 3, 2005

Estimated economic value: $6,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compact and highly efficient DRAM cell2012
Compact and highly efficient DRAM cell2010
Block redundancy implementation in heirarchical ram's2009
Integrated circuit with dynamically controlled voltage supply2009
Compact and highly efficient DRAM cell2008
Compact and highly efficient DRAM cell2007
Integrated circuit dynamic parameter management in response to dynamic energy ev2007
Block redundancy implementation in heirarchical RAM'S2007
Integrated circuit dynamic parameter management in response to dynamic energy ev2007
Synchronous controlled, self-timed local SRAM block2006
Computer program for programming an integrated circuit speed capability indicato2006
Method and apparatus for synthesizing a clock signal using a compact and low pow2006