Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-ported read SRAM cell with improved soft error immunity

Dual-ported read SRAM cell with improved soft error immunity

US Patent 6873565 · Granted Mar 29, 2005

Estimated economic value: $9,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for in-field core failover2022
Systems and methods for in-field core failover2020
Automatic delay-line calibration using a replica array2019
Managing power consumption in a multi-core processor2015
System and method for preventing processor errors2013
System and method for adjusting operating points of a processor based on detecte2011
Circuit and circuit design method2010
System and method for testing a processor2009
Content addressable memory selectively addressable in a physical address mode an2006
System and method utilizing speculative cache access for improved performance2003
Latching annihilation based logic gate2003
Cache chain structure to implement high bandwidth low latency cache memory subsy2003