Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to form a structure to decrease area capacitance within a buried insulator device

Method to form a structure to decrease area capacitance within a buried insulator device

US Patent 6867104 · Granted Mar 15, 2005

Estimated economic value: $27,410,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous carry-ripple adder with majority or minority gates2025
Ripple carry adder with ferroelectric or paraelectric wide-input minority or maj2025
Diode connected non-linear input capacitors based majority gate2025
Non-linear polar material based low power multiplier with transmission-gate base2025
Gate coupled non-linear polar material based capacitors for memory and logic2025
Asynchronous full-adder with majority or minority gates to generate carry-out tr2025
Asynchronous full-adder with majority or minority gates to generate carry-out fa2025
Asynchronous full-adder with majority or minority gates to generate sum false ou2025
Ferroelectric or paraelectric wide-input minority or majority gate based low pow2025
Methods of fabricating planar capacitors on a shared plate electrode2025
Field effect transistors with a gated oxide semiconductor source/drain spacer2025
Capacitor devices with shared electrode and methods of fabrication2025