Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cascaded logic block architecture for complex programmable logic devices

Cascaded logic block architecture for complex programmable logic devices

US Patent 6861871 · Granted Mar 1, 2005

Estimated economic value: $2,041,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficiently transmitting bulk data over a mobile network2017
Testing of soft error detection logic for programmable logic devices2013
Clock distribution chip2012
Clock distribution chip2012
Soft error detection logic testing systems and methods2011
Compression and decompression of configuration data using repeated data frames2011
Flexible memory architectures for programmable logic devices2011
Compression and decompression of configuration data using repeated data frames2011
Method and apparatus for safe power up of programmable interconnect2010
Programmable logic device with a multi-data rate SDRAM interface2010
Redundant configuration memory systems and methods2010
Programmable logic devices with custom identification systems and methods2010