Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of fabricating a vertical insulated gate transistor with low overlap of the gate on the source and the drain, and an integrated circuit including this kind of transistor

US Patent 6861684 · Granted Mar 1, 2005

Estimated economic value: $9,467,000

Assignee

Inventors

View full patent text on Google Patents →