Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for wafer level testing of integrated optical waveguide circuits

Method and apparatus for wafer level testing of integrated optical waveguide circuits

US Patent 6859587 · Granted Feb 22, 2005

Estimated economic value: $35,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectrically modulated spin orbit logic device2025
Differentially programmable magnetic tunnel junction device and system including2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Fine-grained disaggregated server architecture2025
Magnetoelectric spin-orbit device with in-plane and perpendicular magnetic layer2025
Piezo-resistive resonator device having drive and sense transistors with wells o2025
Diode connected non-linear input capacitors based majority gate2025
Spin-orbit readout using transition metal dichalcogenides and proximitized graph2025
Probabilistic computing devices based on stochastic switching in a ferroelectric2025
Staged oscillators for neural computing2024
Neural computing dies with stacked neural core regions2024
Oscillator based neural network apparatus2024