Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for testing the logic of a complex digital circuit containing embedded memory arrays

US Patent 6857088 · Granted Feb 15, 2005

Estimated economic value: $8,982,000

Assignee

Inventors

View full patent text on Google Patents →